`timescale 1ns/1ns
module testbench;
reg x,y;
wire z;
gate01 g01(x,y,z);
endmodule
Shift + @
initial begin
続きはつぎのページで
end