/* 入力端子の状態を取得,出力端子へ状態を出力 */
always @(posedge clock) begin
DM[iport] <= inputPort;
outputPort <= DM[oport];
end